Fonte: SourceForge.net, Electronic Design Automation (EDA)
Kicad EDA (Download, Code)
Kicad EDA is an open source (GPL) software for the creation of electronic schematic diagrams and printed circuit board artwork.
Tiny EDA (Download)
Tiny EDA kit for Windows.
Bobware EDA tools (Download, Code)
Bobware tool suite is a set of small EDA tools which are useful in the design of integrated circuits. The suite contains a perl/tk script for region planning large ASICs (application specific integrated circuits.)
PhiCAD (Code)
PhiCAD is a LGPL'd , cross-platform software intended to provide to community an eclectic suite of CAD such as EDA to solve physics problems.
NGerber (Download)
NGerber is a small class library that allows .NET applications to easily write Gerber files (commonly used for EDA to specify circuit board layouts). Gerber files created with this library are compatible with the RS-274-X standard.
Edif to KiCad translator (Download)
An Electronic Definition Interchange Format (EDIF) parser which allows exports from one EDA schematic capture system (such as OrCad) for import into another (such as KiCad).
Mentor Graphics Userware Toolbox
The Mentor Graphics Userware Toolbox is a collection of application extensions for Mentor Graphics' Electronic Design Automation (EDA) applications. Extensions are coded AMPLE, Tcl, VBScript, and Visual Basic.
QConsole (Download, Code)
QConsole is a custom Qt widget implementing a standard console to be inherited to support a specific scripting language or shell, and then embedded in any Qt application. As example, a Tcl console (QtclConsole) is provided for use in EDA applications.
sim-simThe aim of this project is to create an equivalence checker of two RTL designs. The RTL description chosen is Verilog. Later it is aimed to create more EDA tools based on the current project.
SystemC Logic Analyzer
HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.
Electronic Design Automation - Index (Download, Code)
Electronic Design Automation (EDA) - Index can be used in the electronic world to keep track of your: Schematic, PCB, Front Plate, Programmable Logic Device numbers. The system is web based, so try the demo and see if you can use it.
Alliance CAD System (Download)
Alliance CAD System is a free set of EDA tools and portable cell libraries for VLSI design. It covers the design flow from VHDL up to layout. It includes VHDL simulator, RTL synthesis, place and route, netlist extractor, DRC, layout editor.
Liebherr
CompactLogic Circuit Designer is a next-generation Schematic Capture tool in EDA technology. Based on Java platform it runs seamlessly on any OS that Java supports. Moreover, it runs even faster than other corresponding tools written in C++.
QS Cad (Download, Code)
Pure Tcl/Tk EDA Package. Schematic capture through to PCB layout. Has Part editor as well as editor for Schematic and PCB Decals.
SVATS (Download, Code)
SVATS [Safety Verification Analysis added To Spice] is a Pyhton written EDA tool used for adding repetitive analysis capabilities to perform FMEAs on analog and mixed analog-digital electronic circuits using Berkeley Spice-like simulation SW.
EDA vWaveViewer (Download, Code)
This is a helpful and optimized tool support for Electronic Design Automation Engineer viewing vcd file format.Runing all 32-bit MS Window(95/98/Nt/2000/XP),Linux,Apple Mac OS classic.It is mean to be an open source viewer developed by SELAB-University.
Yet Another EDA toolsuite (Code)
yaeda project aims to be a fully integrated EDA tools (from schematic entry to pcb layouting and simulation) with unique web-centric features and a web community of engineers for sharing implementation and ideas.
oEDA
A back-end library for the use in creating an EDA application. The library includes Qt widgets that display schematic and PCB.
DICaD
DICaD is a free EDA software for VLSI cirquits design.
OpenAccess Gear (Download, Code)
Library of core EDA algorithms and infrastructure for OpenAccess.
LogicS
LogicS is an EDA (Electronic Design Automation) desktop program, targeting digital circuits: designing, edtiting & simulating them. The user will be provided with a user-friendly environment for doing this (adding logic gates, creating links, simulating).
CBOLD Framework
CBOLD is a C++ framework for schematicless capture of board-level electronic designs. CBOLD replaces schematic capture EDA software in the traditional PCB design flow.
gPCB
gPCB is a GPL, EDA program for board layout.
BoostEDA
Open source C++ framework utilizing boost.org libraries and specialized for development of EDA applications.
KEDA
QT-based EDA toolset for the KDE. The tools will be component library, component library editor, schematic editor, schematic checker, netlister, simulation tools, pcb layout tool.
Quasi AVR simulator
QUASI is stand-alone AVR RISC processor simulator with debugging features, EDA-like GUI and plugin interface.
Vietnamese ASIC Document
vnASIC project attempt to translate document of open source EDA tools for LSI design to Vietnamese.
Python EDA Initiative (Code)
Python EDA Initiative -- A suite of VLSI CAD tools for electronic design automation.
TopCell (Code)
TopCell is an open source EDA tool to display layout information. Supported data formats are GDSII, LEF/DEF and XML. Besides the viewing of data the tool will offer functionality to measure objects, printing, etc.
kEDA
EDA toolset for the K-Desktop-Environment. The tools will be component library, component library editor, schematic editor, schematic checker, netlister, simulation tools, HDL tools, pcb layout tool, filters to other EDA toos etc.
xml4eda
Definition of a set of xml-based file formats for EDA data exchange (component library, schematic, simulation, netlist, pcb, drill, pick and place etc.)
Logic Families
Fonte: Wikipedia
{Digital electronics, Electronic design, Integrated circuits, Logic}
Logic family
B
BiCMOS
C
CMOS
Cascode Voltage Switch Logic
Clocked logic
Complementary Pass-transistor Logic
Current mode logic
Current steering logic
D
Differential TTL
Diode logic
Diode–transistor logic
Domino logic
Dynamic logic (digital logic)
E
Emitter-coupled logic
F
Four phase logic
G
Gunning Transceiver Logic
H
HMOS
HVDS
High-voltage differential signaling
I
Integrated injection logic
L
LVDS
Low-voltage differential signaling
Low-voltage positive emitter-coupled logic
M
Multi-threshold CMOS
N
NMOS logic
P
PMOS logic
Positive emitter-coupled logic
S
Static logic (digital logic)
T
Transistor–transistor logic
V
VHSIC
{Digital electronics, Electronic design, Integrated circuits, Logic}
Logic family
B
BiCMOS
C
CMOS
Cascode Voltage Switch Logic
Clocked logic
Complementary Pass-transistor Logic
Current mode logic
Current steering logic
D
Differential TTL
Diode logic
Diode–transistor logic
Domino logic
Dynamic logic (digital logic)
E
Emitter-coupled logic
F
Four phase logic
G
Gunning Transceiver Logic
H
HMOS
HVDS
High-voltage differential signaling
I
Integrated injection logic
L
LVDS
Low-voltage differential signaling
Low-voltage positive emitter-coupled logic
M
Multi-threshold CMOS
N
NMOS logic
P
PMOS logic
Positive emitter-coupled logic
S
Static logic (digital logic)
T
Transistor–transistor logic
V
VHSIC
Integrated Circuits
Fonte: Wikipedia
{Semiconductor devices, Electronic circuits, Electronic engineering}
Integrated circuit
4
4000 series
5
555 timer IC
7
List of 7400 series integrated circuits
7400 series
7805
7812
8
8250 series
A
AY-3-8500
Application Specific Instruction Set Processor
Application-specific integrated circuit
Atari POKEY
B
Beetle (ASIC)
Built-in self-test
C
Charge controller
Charge-coupled device
Chip art
Circuit extraction
Cleanroom
Clock signal
Critical area
D
Delay calculation
Delay-locked loop
Die (integrated circuit)
Digital Signal Controller
Digital signal processor
E
EDA database
EPROM
Electromagnetic field solver
Elmore delay
F
Fault coverage
Fluorosilicate glass
Full custom
Fully differential amplifier
G
GATTO
Gold-aluminium intermetallics
H
High Precision Event Timer
High Speed Strap Attach Machine
Hot carrier injection
I
IC power supply pin
IRSIM
Iddq testing
Integrated circuit design
Integrated circuit development
Integrated injection logic
Intel 8255
Intel 8259
Inverter (logic gate)
Irreversible circuit
L
LM317
LM3875
Latchup
Lee algorithm
List of 4000 series integrated circuits
Lm13700
M
MK484
MOSIS
Magic (software)
Mask work
Mead & Conway revolution
Moisture Sensitivity Level
Monolithic Microwave Integrated Circuit
Motorola 68881
N
NCR 5380
NCR 53C9x
Network On Chip
Network Search Engine
Neurochip
Noise margin
O
Operational amplifier
Operational amplifier applications
Operational transconductance amplifier
P
P-n junction isolation
PHY
PSoC
Bob Pease
Pin-compatibility
Placement (EDA)
Principle of logical effort
Q
Quality of results
R
RC delay
Radiation hardening
Real-time clock
Repeater insertion
Routing (EDA)
S
Scan chain
Semiconductor device modeling
Semiconductor memory
Semiconductor process simulation
SiGe
Substrate coupling
System in package
System-level solution
T
TMS6100
Technology CAD
Texas Instruments LPC Speech Chips
U
16550 UART
V
VLSI Project
VerilogCSP
Very-large-scale integration
X
Xceive XC3028
Z
ZMD
{Semiconductor devices, Electronic circuits, Electronic engineering}
Integrated circuit
4
4000 series
5
555 timer IC
7
List of 7400 series integrated circuits
7400 series
7805
7812
8
8250 series
A
AY-3-8500
Application Specific Instruction Set Processor
Application-specific integrated circuit
Atari POKEY
B
Beetle (ASIC)
Built-in self-test
C
Charge controller
Charge-coupled device
Chip art
Circuit extraction
Cleanroom
Clock signal
Critical area
D
Delay calculation
Delay-locked loop
Die (integrated circuit)
Digital Signal Controller
Digital signal processor
E
EDA database
EPROM
Electromagnetic field solver
Elmore delay
F
Fault coverage
Fluorosilicate glass
Full custom
Fully differential amplifier
G
GATTO
Gold-aluminium intermetallics
H
High Precision Event Timer
High Speed Strap Attach Machine
Hot carrier injection
I
IC power supply pin
IRSIM
Iddq testing
Integrated circuit design
Integrated circuit development
Integrated injection logic
Intel 8255
Intel 8259
Inverter (logic gate)
Irreversible circuit
L
LM317
LM3875
Latchup
Lee algorithm
List of 4000 series integrated circuits
Lm13700
M
MK484
MOSIS
Magic (software)
Mask work
Mead & Conway revolution
Moisture Sensitivity Level
Monolithic Microwave Integrated Circuit
Motorola 68881
N
NCR 5380
NCR 53C9x
Network On Chip
Network Search Engine
Neurochip
Noise margin
O
Operational amplifier
Operational amplifier applications
Operational transconductance amplifier
P
P-n junction isolation
PHY
PSoC
Bob Pease
Pin-compatibility
Placement (EDA)
Principle of logical effort
Q
Quality of results
R
RC delay
Radiation hardening
Real-time clock
Repeater insertion
Routing (EDA)
S
Scan chain
Semiconductor device modeling
Semiconductor memory
Semiconductor process simulation
SiGe
Substrate coupling
System in package
System-level solution
T
TMS6100
Technology CAD
Texas Instruments LPC Speech Chips
U
16550 UART
V
VLSI Project
VerilogCSP
Very-large-scale integration
X
Xceive XC3028
Z
ZMD
Electronic Design
Fonte: Wikipedia
A
A Block diagram Language
Analog signal
Analog transmission
Automatic test pattern generation
B
Breadboard
C
C to HDL
CMOS
Chamfer
Channel length modulation
Circuit design
Circuit diagram
Circuit extraction
Clock signal
Combinational logic
Custom electronic enclosure
D
DO-254
Delay calculation
Design closure
Digital electronics
Distributed element model
Domino notation
Driven Right Leg
E
EDA database
Electromagnetic field solver
Electronic design automation
Elmore delay
Emulation for Logic Validation
E cont.
Excitation table
F
FR-4
Fault coverage
Fault model
Floorplanning
Flow to HDL
Frequency compensation
I
Impedance matching
Impedance of different devices (derivations)
Integrated Circuit Layout
Integrated circuit design
International Symposium on Quality Electronic Design
L
Ladder logic
List of 7400 series integrated circuits
List of semiconductor IP core vendors
List of system-on-a-chip suppliers
Logic optimization
Logic synthesis
M
Mesh analysis
Mixed-signal integrated circuit
Moore's Law
Multi-threshold CMOS
N
NISC
Noise margin
O
OpenCores
P
PCB layout guidelines
Perfboard
Photomask
Physical timing closure
Placement (EDA)
Protoboard
R
Real Time Analyzer
Redshift (theory)
Rock's law
Routing (EDA)
S
Scan chain
Semiconductor device modeling
Semiconductor intellectual property core
Semiconductor process simulation
Semulation
State logic
Stripboard
Structured VLSI design
Structured hardware design
Substrate coupling
Surface-mount technology
System-level solution
System-on-a-chip
T
Tape-out
Technology CAD
Thermal management of electronic devices and systems
Through-hole technology
Timing Closure
Turret board
V
Value change dump
Z
ZMD
A
A Block diagram Language
Analog signal
Analog transmission
Automatic test pattern generation
B
Breadboard
C
C to HDL
CMOS
Chamfer
Channel length modulation
Circuit design
Circuit diagram
Circuit extraction
Clock signal
Combinational logic
Custom electronic enclosure
D
DO-254
Delay calculation
Design closure
Digital electronics
Distributed element model
Domino notation
Driven Right Leg
E
EDA database
Electromagnetic field solver
Electronic design automation
Elmore delay
Emulation for Logic Validation
E cont.
Excitation table
F
FR-4
Fault coverage
Fault model
Floorplanning
Flow to HDL
Frequency compensation
I
Impedance matching
Impedance of different devices (derivations)
Integrated Circuit Layout
Integrated circuit design
International Symposium on Quality Electronic Design
L
Ladder logic
List of 7400 series integrated circuits
List of semiconductor IP core vendors
List of system-on-a-chip suppliers
Logic optimization
Logic synthesis
M
Mesh analysis
Mixed-signal integrated circuit
Moore's Law
Multi-threshold CMOS
N
NISC
Noise margin
O
OpenCores
P
PCB layout guidelines
Perfboard
Photomask
Physical timing closure
Placement (EDA)
Protoboard
R
Real Time Analyzer
Redshift (theory)
Rock's law
Routing (EDA)
S
Scan chain
Semiconductor device modeling
Semiconductor intellectual property core
Semiconductor process simulation
Semulation
State logic
Stripboard
Structured VLSI design
Structured hardware design
Substrate coupling
Surface-mount technology
System-level solution
System-on-a-chip
T
Tape-out
Technology CAD
Thermal management of electronic devices and systems
Through-hole technology
Timing Closure
Turret board
V
Value change dump
Z
ZMD
Computer-aided Design
Fonte: Wikipedia
{Computer graphics, CNC, CAD, and CAM, Product Lifecycle Management, Construction, Product management, Production and manufacturing, Information technology management, Technical drawing}
Computer-aided design
Winged edge
Quad-edge data structure
Change state
A
ACIS
ASME Y14.41-2003
AVEVA
Adobe Atmosphere
Applicon
Architectural rendering
Architectural technologist
Assembly modelling
Association for Education and Research in Computer Aided Architectural Design in Europe
Associative engine
AutoLISP
B
Behavioral modeling in computer-aided design
Building Information Modeling
Template:Building Information Modeling
Building lifecycle management
C
CAD data exchange
CAD standards
CATIA
Caddie (CAD system)
Catia Graphical Representation
Collaborative Product Development
Boundary representation
Computer-aided manufacturing
Computer-aided production engineering
Computervision
D
Desktop manufacturing
Digital mockup
F
CAD/CAM in the footwear industry
Freeform surface modelling
Functional design
G
Geometric Work Bench
GiD
Green Building XML
I
ICAD
IGES
ISO 10303 Application Modules
ISO 13567
Integrated Computer-Aided Manufacturing
Isovist
J
JT (visualization format)
K
Knowledge-based engineering
L
List of STEP (ISO 10303) parts
M
Mental Images (firm)
Model based definition
P
PDE surface
Parametric feature based modeler
Parasolid
Portrait mode
Prime Computer
Product Manufacturing Information
Product Structure Modeling
Product lifecycle management
Product visualization
S
Solid modeling
Spatial network analysis software
Synthespian
T
T-Square (software)
Transmigration operation
U
UNISURF
User:Rendering
V
VDA
{Computer graphics, CNC, CAD, and CAM, Product Lifecycle Management, Construction, Product management, Production and manufacturing, Information technology management, Technical drawing}
Computer-aided design
Winged edge
Quad-edge data structure
Change state
A
ACIS
ASME Y14.41-2003
AVEVA
Adobe Atmosphere
Applicon
Architectural rendering
Architectural technologist
Assembly modelling
Association for Education and Research in Computer Aided Architectural Design in Europe
Associative engine
AutoLISP
B
Behavioral modeling in computer-aided design
Building Information Modeling
Template:Building Information Modeling
Building lifecycle management
C
CAD data exchange
CAD standards
CATIA
Caddie (CAD system)
Catia Graphical Representation
Collaborative Product Development
Boundary representation
Computer-aided manufacturing
Computer-aided production engineering
Computervision
D
Desktop manufacturing
Digital mockup
F
CAD/CAM in the footwear industry
Freeform surface modelling
Functional design
G
Geometric Work Bench
GiD
Green Building XML
I
ICAD
IGES
ISO 10303 Application Modules
ISO 13567
Integrated Computer-Aided Manufacturing
Isovist
J
JT (visualization format)
K
Knowledge-based engineering
L
List of STEP (ISO 10303) parts
M
Mental Images (firm)
Model based definition
P
PDE surface
Parametric feature based modeler
Parasolid
Portrait mode
Prime Computer
Product Manufacturing Information
Product Structure Modeling
Product lifecycle management
Product visualization
S
Solid modeling
Spatial network analysis software
Synthespian
T
T-Square (software)
Transmigration operation
U
UNISURF
User:Rendering
V
VDA
Computer-aided Design Software
Fonte: Wikipedia
Computer-aided engineering
*
List of CAx companies
A
AMPLE
ARRIS CAD
Alibre Design
AllyCAD
Applicon
ArchiCAD
Archimedes (CAD)
AutoCAD
AutoCAD Electrical
AutoShade
AutoSketch
Autodesk Inventor
Automation Studio
B
BRL-CAD
C
CADAM
CATIA
COMSOL Multiphysics
Campaign Cartographer
Catia Graphical Representation
Claris CAD
ColorCAM
Computervision
Construction
D
DataCAD
E
Edwinxp
Electric (software)
Electrical CAD
Euclid (computer program)
F
Falcon Framework
FastCAD
Feature (CAD)
G
GCAD3D
GiD
H
HighDesign
I
I-DEAS
IGES
J
JetStream (software)
L
List of STEP (ISO 10303) parts
Livewire (software)
M
MELCAD
MeshLab
MicroStation
Mimics
ModeFRONTIER
O
OneCNC
P
Plant Design Management System
PowerCADD
Pro/DESKTOP
Pro/ENGINEER
Q
QCad
QuickField
R
Render Plus Systems
Revit
Rhinoceros 3D
Rucaps
S
SDRC
SEE Electrical Expert
Solid Edge
SolidThinking
SolidWorks
StudioTools
SurfCAM
T
Tecnomatix
TopSolid
Trajpar
U
Ugs nx
User:QuickField Support team
V
VDA
VariCAD
Autodesk Vault
VectorWorks
W
Wintopo
Computer-aided engineering
*
List of CAx companies
A
AMPLE
ARRIS CAD
Alibre Design
AllyCAD
Applicon
ArchiCAD
Archimedes (CAD)
AutoCAD
AutoCAD Electrical
AutoShade
AutoSketch
Autodesk Inventor
Automation Studio
B
BRL-CAD
C
CADAM
CATIA
COMSOL Multiphysics
Campaign Cartographer
Catia Graphical Representation
Claris CAD
ColorCAM
Computervision
Construction
D
DataCAD
E
Edwinxp
Electric (software)
Electrical CAD
Euclid (computer program)
F
Falcon Framework
FastCAD
Feature (CAD)
G
GCAD3D
GiD
H
HighDesign
I
I-DEAS
IGES
J
JetStream (software)
L
List of STEP (ISO 10303) parts
Livewire (software)
M
MELCAD
MeshLab
MicroStation
Mimics
ModeFRONTIER
O
OneCNC
P
Plant Design Management System
PowerCADD
Pro/DESKTOP
Pro/ENGINEER
Q
QCad
QuickField
R
Render Plus Systems
Revit
Rhinoceros 3D
Rucaps
S
SDRC
SEE Electrical Expert
Solid Edge
SolidThinking
SolidWorks
StudioTools
SurfCAM
T
Tecnomatix
TopSolid
Trajpar
U
Ugs nx
User:QuickField Support team
V
VDA
VariCAD
Autodesk Vault
VectorWorks
W
Wintopo
Electronic Design Automation
Fonte: Wikipedia
{Electronic design, Digital electronics, Computer hardware, Electronic engineering}
A
And-inverter graph
Antenna effect
Asia and South Pacific Design Automation Conference
Asynchronous systems
Automatic test pattern generation
B
Black's equation
Boolean satisfiability problem
C
Channel router
Circuit extraction
Clock Domain Crossing Verification
Clock distribution network
Clock gating
Composability
Configware
D
DIME-C
Delay calculation
Design Automation Conference
Design Automation and Test in Europe
Design For Test
Design closure
Design flow (EDA)
Design for manufacturability (IC)
Design rule checking
Digital electronics
E
EDA database
Electromagnetic field solver
Electromigration
Electronic Design Magazine
Electronic design automation
Electronic system level
Elmore delay
Emulation for Logic Validation
Espresso heuristic logic minimizer
F
Fault coverage
Field-programmable gate array
Floorplan (integrated circuits)
Floorplanning
Flowware
Formal equivalence checking
Formal verification
Functional verification
G
GDSII
GEDA
Generic array logic
H
Hardware emulation
I
IC layout editor
International Conference on Computer-Aided Design
International Symposium on Physical Design
International Symposium on Quality Electronic Design
L
Ladder logic
Layout Versus Schematic
Logic optimization
Logic simulation
Logic synthesis
M
Mask data preparation
Mitrionics
Morphware
Multi Project Chip
N
Nallatech
Netlist
Network On Chip
Noise margin
O
OpenFire Soft Processor
Optical proximity correction
P
Parasitic Extraction
Physical timing closure
Physical verification
Place and route
Placement (EDA)
Potential applications of carbon nanotubes
Power network design (IC)
Power optimization (EDA)
Programmable Array Logic
Programmable logic array
Programmable system device
R
Register transfer level
Rent's Rule
Resolution enhancement technologies
Retiming
Routing (EDA)
S
Satisfiability Modulo Theories
Scan chain
Schematic
Schematic capture
Semiconductor device modeling
Semiconductor intellectual property core
Semiconductor process simulation
Semulation
Signal integrity
Standard cell
State logic
Static timing analysis
Statistical static timing analysis
Stuck-at fault
Substrate coupling
Systems design
T
Technology CAD
Timing Closure
Transaction-level modeling
V
Value change dump
{Electronic design, Digital electronics, Computer hardware, Electronic engineering}
A
And-inverter graph
Antenna effect
Asia and South Pacific Design Automation Conference
Asynchronous systems
Automatic test pattern generation
B
Black's equation
Boolean satisfiability problem
C
Channel router
Circuit extraction
Clock Domain Crossing Verification
Clock distribution network
Clock gating
Composability
Configware
D
DIME-C
Delay calculation
Design Automation Conference
Design Automation and Test in Europe
Design For Test
Design closure
Design flow (EDA)
Design for manufacturability (IC)
Design rule checking
Digital electronics
E
EDA database
Electromagnetic field solver
Electromigration
Electronic Design Magazine
Electronic design automation
Electronic system level
Elmore delay
Emulation for Logic Validation
Espresso heuristic logic minimizer
F
Fault coverage
Field-programmable gate array
Floorplan (integrated circuits)
Floorplanning
Flowware
Formal equivalence checking
Formal verification
Functional verification
G
GDSII
GEDA
Generic array logic
H
Hardware emulation
I
IC layout editor
International Conference on Computer-Aided Design
International Symposium on Physical Design
International Symposium on Quality Electronic Design
L
Ladder logic
Layout Versus Schematic
Logic optimization
Logic simulation
Logic synthesis
M
Mask data preparation
Mitrionics
Morphware
Multi Project Chip
N
Nallatech
Netlist
Network On Chip
Noise margin
O
OpenFire Soft Processor
Optical proximity correction
P
Parasitic Extraction
Physical timing closure
Physical verification
Place and route
Placement (EDA)
Potential applications of carbon nanotubes
Power network design (IC)
Power optimization (EDA)
Programmable Array Logic
Programmable logic array
Programmable system device
R
Register transfer level
Rent's Rule
Resolution enhancement technologies
Retiming
Routing (EDA)
S
Satisfiability Modulo Theories
Scan chain
Schematic
Schematic capture
Semiconductor device modeling
Semiconductor intellectual property core
Semiconductor process simulation
Semulation
Signal integrity
Standard cell
State logic
Static timing analysis
Statistical static timing analysis
Stuck-at fault
Substrate coupling
Systems design
T
Technology CAD
Timing Closure
Transaction-level modeling
V
Value change dump
Free computer-aided design software
Hardware Description Languages
Fonte: Wikipedia
Hardware description language
A
A Block diagram Language
AHDL
Advanced Boolean Expression Language
Averest
D
Domino notation
E
Esterel
Esterel Studio
H
Handel-C
I
IEEE 1076
IEEE 1164
Icarus Verilog
J
JHDL
L
List of Verilog Simulators
Lola (hardware description language)
Lustre (programming language)
P
PALASM
Property Specification Language
Q
Quartus II
R
Register transfer notation
S
SyncCharts
SystemC
SystemVerilog
T
Transaction-level modeling
V
VHDL
Verilog
Verilog-A
Verilog-AMS
Hardware description language
A
A Block diagram Language
AHDL
Advanced Boolean Expression Language
Averest
D
Domino notation
E
Esterel
Esterel Studio
H
Handel-C
I
IEEE 1076
IEEE 1164
Icarus Verilog
J
JHDL
L
List of Verilog Simulators
Lola (hardware description language)
Lustre (programming language)
P
PALASM
Property Specification Language
Q
Quartus II
R
Register transfer notation
S
SyncCharts
SystemC
SystemVerilog
T
Transaction-level modeling
V
VHDL
Verilog
Verilog-A
Verilog-AMS
EDA software
Fonte: Wikipedia
A
AMPLE
AWR
Advanced Design System
Analog Office
AutoTRAX EDA
Automation Studio
Autotrax
C
CATS (software)
CR-5000
Cadstar
Caltech Intermediate Form
Capture CIS
Circuit extraction
CircuitLogix
Comparison of Free EDA software
D
Design Exchange Format
E
EDA database
EDIF
Eagle (program)
E cont.
Electronic circuit simulation
Engineering Change Order
Espresso heuristic logic minimizer
E³.series
F
Falcon Framework
Four valued logic
G
Gschem
I
IBIS Interconnect Modeling Specification
ICAP/4
Input Output Buffer Information Specification
K
KTechlab
L
Livewire (software)
Logic optimization
Logic synthesis
M
Micro-Cap
Microwave Office
Microwave office
MultiSIM
N
NI Multisim
O
Open Artwork System Interchange Standard
OpenAccess
OrCAD
P
PSPICE
Placement (EDA)
R
Routing (EDA)
S
SNAP (software)
SapWin
Schematic editor
Semiconductor device modeling
Signal Integrity Design Suite
Silicon compiler
Simulation software
SmartSpice
Standard Delay Format
Standard Parasitic Exchange Format
T
TARGET 3001!
TINA Design Suite
U
Ultiboard
V
Visual System Simulator
A
AMPLE
AWR
Advanced Design System
Analog Office
AutoTRAX EDA
Automation Studio
Autotrax
C
CATS (software)
CR-5000
Cadstar
Caltech Intermediate Form
Capture CIS
Circuit extraction
CircuitLogix
Comparison of Free EDA software
D
Design Exchange Format
E
EDA database
EDIF
Eagle (program)
E cont.
Electronic circuit simulation
Engineering Change Order
Espresso heuristic logic minimizer
E³.series
F
Falcon Framework
Four valued logic
G
Gschem
I
IBIS Interconnect Modeling Specification
ICAP/4
Input Output Buffer Information Specification
K
KTechlab
L
Livewire (software)
Logic optimization
Logic synthesis
M
Micro-Cap
Microwave Office
Microwave office
MultiSIM
N
NI Multisim
O
Open Artwork System Interchange Standard
OpenAccess
OrCAD
P
PSPICE
Placement (EDA)
R
Routing (EDA)
S
SNAP (software)
SapWin
Schematic editor
Semiconductor device modeling
Signal Integrity Design Suite
Silicon compiler
Simulation software
SmartSpice
Standard Delay Format
Standard Parasitic Exchange Format
T
TARGET 3001!
TINA Design Suite
U
Ultiboard
V
Visual System Simulator
EDA companies: Category
Fonte: Wikipedia
List of EDA companies
A
AWR
Accellera
Actel
Aldec
Altera
Altium Limited
Ansoft
Avanti Corporation
Azuro
C
Cadence Design Systems
Calma
Coware
D
Daisy Systems
E
E*ECAD
ECAD, Inc.
Electronics Workbench
G
Gateway Design Automation
I
Impulse Accelerated Technologies
Intusoft
L
Lattice Semiconductor
Lauterbach Datentechnik
LogicVision
Lyrtech
M
Magma Design Automation
Mentor Graphics
N
Numerical Technologies
O
OrCAD
P
PDF Solutions
S
Silicon Integration Initiative
Silvaco
Simucad
Synopsys
Synplicity
V
Valid Logic Systems
X
Xilinx
Z
Zuken
List of EDA companies
A
AWR
Accellera
Actel
Aldec
Altera
Altium Limited
Ansoft
Avanti Corporation
Azuro
C
Cadence Design Systems
Calma
Coware
D
Daisy Systems
E
E*ECAD
ECAD, Inc.
Electronics Workbench
G
Gateway Design Automation
I
Impulse Accelerated Technologies
Intusoft
L
Lattice Semiconductor
Lauterbach Datentechnik
LogicVision
Lyrtech
M
Magma Design Automation
Mentor Graphics
N
Numerical Technologies
O
OrCAD
P
PDF Solutions
S
Silicon Integration Initiative
Silvaco
Simucad
Synopsys
Synplicity
V
Valid Logic Systems
X
Xilinx
Z
Zuken
Assinar:
Postagens (Atom)